



FAIRCHILD
SEMICONDUCTOR™

October 1987
Revised January 1999

CD4069UBC Inverter Circuits

General Description

The CD4069-008 consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range, low power consumption, high noise immunity, and symmetric controlled rise and fall times.

This device is intended for all general purpose inverter applications where the special characteristics of the MM74C901, MM74C907, and CD4049A Hex Inverter/Buffer are not required. In those applications requiring larger noise immunity the MM74C14 or MM74C914 Hex Schmitt Trigger is suggested.

All inputs are protected from damage due to static discharge by diode clamps to V_{DD} and V_{SS} .

Features


- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V_{DD} typ.
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS
- Equivalent to MM74C04

Ordering Code:


Order Number	Package Number	Package Description
CD4069-008	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
CD4069-008	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
CD4069-008	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Device also available in Tape and Reel. Specify by appending suffix "X" to the ordering code.

Connection Diagram



Schematic Diagram





Absolute Maximum Ratings ^(Note 1)			Recommended Operating Conditions ^(Note 2)							
Symbol	Parameter	Conditions	-40°C		+25°C		+85°C		Units	
			Min	Max	Min	Typ	Max	Min	Max	
I _{DD}	Quiescent Device Current	V _{DD} = 5V, V _{IN} = V _{DD} or V _{SS} V _{DD} = 10V, V _{IN} = V _{DD} or V _{SS} V _{DD} = 15V, V _{IN} = V _{DD} or V _{SS}		1.0 2.0 4.0			1.0 2.0 4.0		7.5 15 30	µA
V _{OL}	LOW Level Output Voltage	I _O < 1 µA V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		0.05 0.05 0.05		0 0 0	0.05 0.05 0.05		0.05 0.05 0.05	V
V _{OH}	HIGH Level Output Voltage	I _O < 1 µA V _{DD} = 5V V _{DD} = 10V V _{DD} = 15V		4.95 9.95 14.95	4.95 9.95 14.95			4.95 9.95 14.95		V
V _{IL}	LOW Level Input Voltage	I _O < 1 µA V _{DD} = 5V, V _O = 4.5V V _{DD} = 10V, V _O = 9V V _{DD} = 15V, V _O = 13.5V		1.0 2.0 3.0			1.0 2.0 3.0		1.0 2.0 3.0	V
V _{IH}	HIGH Level Input Voltage	I _O < 1 µA V _{DD} = 5V, V _O = 0.5V V _{DD} = 10V, V _O = 1V V _{DD} = 15V, V _O = 1.5V		4.0 8.0 12.0	4.0 8.0 12.0			4.0 8.0 12.0		V
I _{OL}	LOW Level Output Current (Note 4)	V _{DD} = 5V, V _O = 0.4V V _{DD} = 10V, V _O = 0.5V V _{DD} = 15V, V _O = 1.5V		0.52 1.3 3.6	0.44 1.1 3.0	0.88 2.25 8.8		0.36 0.9 2.4		mA
I _{OH}	HIGH Level Output Current (Note 4)	V _{DD} = 5V, V _O = 4.6V V _{DD} = 10V, V _O = 9.5V V _{DD} = 15V, V _O = 13.5V		-0.52 -1.3 -3.6	-0.44 -1.1 -3.0	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA
I _{IN}	Input Current	V _{DD} = 15V, V _{IN} = 0V V _{DD} = 15V, V _{IN} = 15V		-0.30 0.30	-10 ⁻⁵ 10 ⁻⁵	-0.30 0.30		-1.0 1.0		µA

Note 3: V_{SS} = 0V unless otherwise specified.

Note 4: I_{OH} and I_{OL} are tested one output at a time.



AC Electrical Characteristics (Note 5)

 $T_A = 25^\circ\text{C}$, $C_L = 50 \text{ pF}$, $R_L = 200 \text{ k}\Omega$, t_r and $t_f \leq 20 \text{ ns}$, unless otherwise specified

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PHL} or t_{PLH}	Propagation Delay Time from Input to Output	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		50 30 25	90 60 50	ns ns ns
t_{THL} or t_{TLH}	Transition Time	$V_{DD} = 5\text{V}$ $V_{DD} = 10\text{V}$ $V_{DD} = 15\text{V}$		80 50 40	150 100 80	ns ns ns
C_{IN}	Average Input Capacitance	Any Gate		6	15	pF
C_{PD}	Power Dissipation Capacitance	Any Gate (Note 6)		12		pF

Note 5: AC Parameters are guaranteed by DC correlated testing.


 Note 6: C_{PD} determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics application note—AN-90.

AC Test Circuits and Switching Time Waveforms





Typical Performance Characteristics


Gate Transfer Characteristics




Ambient Temperature




Power Dissipation vs Frequency




Propagation Delay vs Ambient Temperature




Propagation Delay vs




Physical Dimensions inches (millimeters) unless otherwise noted


**14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow Body
Package Number M14A**



**14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm wide
Package Number M14D**

**Physical Dimensions** inches (millimeters) unless otherwise noted (Continued)14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Package Number N14A

N14A (REV F)

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com